|
|
Spring 2003 Handouts
- Course Overview
pdf
- Tutorial
pdf - start here, and
start soon!
- Lecture 1 - Intro
pdf
- Lecture 2 - Verilog
pdf
- Lecture 3 - Lab 1
pdf
- Lecture 4 - More Lab 1
pdf
- Lecture 5 - Timing
pdf
- Lecture 6 - Documentation and Lab 2
pdf
- Lecture 7 - Lab 2 and Pipelining
pdf
- Lecture 8 - More Pipelining
pdf
- Guest Lecture: Synchronization
pdf
- Lecture 9 - EE183 RISC Processor - Lab 3
pdf
- Lab 3 Details
pdf
- Lecture 10 - Memory-Mapped I/O and Lab 4
pdf
- Guest Lecture: Performance
pdf
- Lecture 11 - Critical Path Optimization and Communications
pdf
These older handous are provided for your own entertainment, should
you be so inclined...
Winter 2003 Handouts
- Fact Sheet
pdf
- Tutorial
pdf
- Lecture 1
pdf
- Handout 4 - Verliog Quick Reference
pdf
- Lecture 2
pdf
- Lecture 3
pdf
- Lecture 4
pdf
- Lecture 5/6
pdf
- Lecture 7
pdf
- Lecture 8
pdf
- Lab 3
pdf
- Modelsim Tutorial
pdf
Installation instructions here
Hints on getting CoreGEN to work with ModelSim
Xilinx
Answer Record #8066
- Lecture 9
pdf
- Lecture 11
pdf
Spring 2002 Handouts
- Lecture 1
pdf
- Xilinx Tutorial
pdf
- Lecture 2
pdf (Lab 1)
- Lecture 3
pdf
- Sega Genesis Gamepad Info
pdf
- Lecture 4
pdf
- Lecture 5
pdf
- Lecture 6
pdf
- Lecture 7
pdf (Lab 2)
- Lecture 8
pdf
- Guest Lecture on Synchronization
pdf
- Lecture 10
pdf (Lab 3)
- Lab 3 Handout
pdf
- Lecture 11
pdf
|