<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Switches;Very large scale integration;Asynchronous transfer mode;Pipelines;Clocks;Logic;Aggregates;Throughput;Delay;Monitoring | Christos Kozyrakis</title>
    <link>https://www.stanford.edu/~kozyraki/tag/switchesvery-large-scale-integrationasynchronous-transfer-modepipelinesclockslogicaggregatesthroughputdelaymonitoring/</link>
      <atom:link href="https://www.stanford.edu/~kozyraki/tag/switchesvery-large-scale-integrationasynchronous-transfer-modepipelinesclockslogicaggregatesthroughputdelaymonitoring/index.xml" rel="self" type="application/rss+xml" />
    <description>Switches;Very large scale integration;Asynchronous transfer mode;Pipelines;Clocks;Logic;Aggregates;Throughput;Delay;Monitoring</description>
    <generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Sep 1997 00:00:00 +0000</lastBuildDate>
    <image>
      <url>https://www.stanford.edu/~kozyraki/media/icon_hub25129faee1274c09642bbfe60265bfa_50937_512x512_fill_lanczos_center_3.png</url>
      <title>Switches;Very large scale integration;Asynchronous transfer mode;Pipelines;Clocks;Logic;Aggregates;Throughput;Delay;Monitoring</title>
      <link>https://www.stanford.edu/~kozyraki/tag/switchesvery-large-scale-integrationasynchronous-transfer-modepipelinesclockslogicaggregatesthroughputdelaymonitoring/</link>
    </image>
    
    <item>
      <title>Pipelined multi-queue management in a VLSI ATM switch chip with credit-based flow-control</title>
      <link>https://www.stanford.edu/~kozyraki/publication/1997-atlas-arvlsi/</link>
      <pubDate>Mon, 01 Sep 1997 00:00:00 +0000</pubDate>
      <guid>https://www.stanford.edu/~kozyraki/publication/1997-atlas-arvlsi/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>
