hardware architecture

Transactional Programming in a Multi-Core Environment
With single thread performance starting to plateau, HW architects have turned to chip level multiprocessing (CMP) to increase …
Ali-Reza Adl-Tabatabai, Christos Kozyrakis, Bratin Saha
Cite DOI