

## EE 486 lecture 7: Integer Multiplication

M. J. Flynn

slides prepared by Albert Liddicoat and Hossam Fahmy

Computer Architecture & Arithmetic Group    1    Stanford University

## Multiplication Add-and-Shift Algorithm

Multiplicand	"X"	110	
Multiplier	"Y"	101	6
		x	x 5
Partial Products	"PP"	110	
		000	
		110	
Result	"S"	11110	30

Computer Architecture & Arithmetic Group    2    Stanford University

## Parallel Multiplication

- 1 Simultaneous generation of partial products
- 2 Parallel reduction of partial products
- 3 Carry Propagate Addition (CPA)

---

### Parallel generation of partial products

Using AND gate as 1x1-bit multiplier

x		$X_2$	$X_1$	$X_0$
	$Y_2$	$Y_1$	$Y_0$	
	$X_2 Y_2$	$X_1 Y_1$	$X_0 Y_0$	
	$X_2 Y_1$	$X_1 Y_0$	$X_0 Y_1$	
	$X_2 Y_0$	$X_1 Y_1$	$X_0 Y_2$	
	$X_2 Y_0$	$X_1 Y_1$	$X_0 Y_2$	
	$R_5$	$R_4$	$R_3$	$R_2$
	$R_1$	$R_0$		

DOT representation

x		$X_2$	$X_1$	$X_0$
	$Y_2$	$Y_1$	$Y_0$	
		•	•	•
		•	•	•
		•	•	•
		•	•	•
		•	•	•
		•	•	•

Computer Architecture & Arithmetic Group    3    Stanford University

## Generation of PP's Using ROMs

4b x 4b Multiply Using  
256x8-bit ROM

8b x 8b Multiply Using  
256x8-bit ROMs

Computer Architecture & Arithmetic Group    4    Stanford University

## Generation of PP's Using ROMs

8 x 8 bit Multiply using  
256x8b ROMs

4, 8, and 16 bit Multiply  
using 256x8bit ROMs

n	h	CSA Delay
4	1	0
8	3	1
16	7	4
32	15	6
64	31	8

Computer Architecture & Arithmetic Group    5    Stanford University

## Booth's Algorithm

**Observation:** We can replace a string of 1's in the multiplier by +1 and -1.

**Example:**

$$\begin{array}{r}
 \dots 0111110\dots \\
 \dots 0111110\dots \\
 \quad \quad \quad +1 \\
 \quad \quad \quad -1 \\
 \hline
 \dots 100000\dots \\
 \quad \quad \quad -1 \\
 \hline
 \dots 10000-10\dots
 \end{array}$$

$X*(01111)$

$X*(1000-1)$

Computer Architecture & Arithmetic Group    6    Stanford University

### Booth's Algorithm

- + Reduces the number of partial products which in turn reduces the hardware and delay required to sum the partial products.
- Adds Delay into the formation of the Partial Products.
- Works well for serial multiplication that can tolerate variable latency operations by reducing the number of serial additions required for the multiplication.
- The number of serial additions depends on the data (multiplicand).
- Worst case 8-bit multiplicand requires 8 additions  
01010101  $\Leftrightarrow$  1 -1 1 -1 1 -1 1 -1
- Parallel systems generally are designed for worst case hardware and latency requirements. Standard booth 2 does not significantly reduce the worst case number of partial products.

Computer Architecture & Arithmetic Group 7 Stanford University

### Modified Booth 2

- Booth 2 modified to produce at most  $n/2 + 1$  partial products.

**Algorithm: (for unsigned numbers)**

- 1) Pad the LSB with one zero.
- 2) Pad the MSB with 2 zeros if n is even and 1 zero if n is odd.
- 3) Divide the multiplier into overlapping groups of 3-bits.
- 4) Determine partial product scale factor from modified booth 2 encoding table.
- 5) Compute the Multiplicand Multiples
- 6) Sum Partial Products

Computer Architecture & Arithmetic Group 8 Stanford University

### Modified Booth 2

**Example: (n=8-bits unsigned)**

1) Pad LSB with 1 zero

2) n is even so Pad MSB with 2 zeros

$0\ 0\ Y_7\ Y_6\ Y_5\ Y_4\ Y_3\ Y_2\ Y_1\ Y_0\ 0$

3) Form 3-bit overlapping groups for n=8 we have 5 groups

4) Determine action from table for each 3-bit group

$Y_{i+1}$	$Y_i$	$Y_{i-1}$	Scale Factor
0	0	0	+0
0	0	1	+X
0	1	0	+X
0	1	1	+2X
1	0	0	-2X
1	0	1	-X
1	1	0	-X
1	1	1	-0

Computer Architecture & Arithmetic Group 9 Stanford University

### Modified Booth 2

**5) Compute Multiplicand Scale Factor (~4 gate delays)**

Direct Multiplier

Modified Booth 2 Multiplier

Mux Control Logic

Scale Factor	Action
+0	Mux 0
+X	Mux $X_i$
+2X	Mux $X_{i-1}$
-X	Mux $X_i'$
-2X	Mux $X_{i-1}'$

Computer Architecture & Arithmetic Group 10 Stanford University

### Modified Booth 2

**6) Sum Partial Products**

- Sign extend partial products to the full width of the final result
- Logic may replace the  $A_9, B_9, C_9, D_9,$  and  $E_9$  sign extension bits.
- $Y_{i+1}$  bit determines if the multiple needs to be complemented

Partial Products	Multiplicand
$A_9 \dots A_9\ A_8\ A_7\ A_6\ A_5\ A_4\ A_3\ A_2\ A_1\ A_0$	$Y_{i+1}\ Y_i\ Y_{i-1}$
$B_9 \dots B_8\ B_7\ B_6\ B_5\ B_4\ B_3\ B_2\ B_1\ B_0\ Y_1$	$(Y_1\ Y_0\ 0)$
$C_9 \dots C_6\ C_5\ C_4\ C_3\ C_2\ C_1\ C_0\ Y_3$	$(Y_3\ Y_2\ Y_1)$
$D_9 \dots D_4\ D_3\ D_2\ D_1\ D_0\ Y_5$	$(Y_5\ Y_4\ Y_3)$
$E_9 \dots E_2\ E_1\ E_0\ Y_7$	$(Y_7\ Y_6\ Y_5)$
$S_{15} \dots S_{10}\ S_9\ S_8\ S_7\ S_6\ S_5\ S_4\ S_3\ S_2\ S_1\ S_0$	$(0\ 0\ Y_7)$

Computer Architecture & Arithmetic Group 11 Stanford University

### Modified Booth 2

**Algorithm Extension: (for signed multiplier)**

- 1) Pad the LSB with one zero.
- 2) If n is even don't pad the MSB ( $n/2$  PP's) and if n is odd sign extend the MSB by 1 bit ( $(n+1)/2$  PP's).
- 3) Divide the multiplier into overlapping groups of 3-bits.
- 4) Determine partial product factor from table.
- 5) Compute the Multiplicand Multiples
- 6) Sum Partial Products

	n Even:			n Odd:		
	$X_{n-1}$	$X_{n-2}$	$X_{n-2}$	$0$	$X_{n-1}$	$X_{n-2}$
<b>Positive:</b>	0	x	x	$0 \Leftrightarrow 0$	x	
<b>Negative:</b>	1	x	x	$1 \Leftrightarrow 1$	x	

Computer Architecture & Arithmetic Group 12 Stanford University

### Modified Booth 2


#### Algorithm Extension: (for signed multiplicand)

Nothing the algorithm works fine !

- The multiplicand may be represented in 2's complement code.
- The scale factors (0, +X, +2X, -X, and -2X) are handled correctly.
  - Shift left for 2 times weighting.
  - 2's complement the multiplicand for subtraction.

### Booth 3

- Reduces the partial products to  $\sim n/3$
- Form overlapping groups of 4 bits.




- Booth 3 Encoding

$Y_{i+2}Y_{i+1}$	$Y_i$	$Y_{i-1}$	Scale Factor	$Y_{i+2}Y_{i+1}$	$Y_i$	$Y_{i-1}$	Scale Factor
0	0	0	+0	1	0	0	-4X
0	0	0	+X	1	0	1	-3X
0	0	1	+X	1	0	1	-3X
0	0	1	+2X	1	0	1	-2X
0	1	0	+2X	1	1	0	-2X
0	1	0	+3X	1	1	0	-X
0	1	1	+3X	1	1	1	-X
0	1	1	+4X	1	1	1	-0

Note: 3x is a hard multiple that must be precomputed

### Partially Redundant Booth 3



### Partially Redundant Booth 3

