

Computer Architecture & Arithmetic Group
Stanford University

Ripple adders

- the baseline: 2n gate delays
- Manchester carry chain
- carry completion

Computer Architecture & Arithmetic Group
Stanford University

Bit Logic

- (in the following \vee means exclusive OR)
- Sum: $s_i = a_i \vee b_i \vee c_i$
- Carry out: $c_{i+1} = a_i b_i + b_i c_i + a_i c_i$
- Propagate: $p_i = a_i + b_i$
- Generate: $g_i = a_i b_i$
- Carry out is also: $c_{i+1} = g_i + p_i c_i$

Computer Architecture & Arithmetic Group
Stanford University

Addition

- The add function is fundamental to determining processor cycle time and hence overall performance.
- Add algorithms have been widely studied, so that there are many apparently different algorithms that actually differ only in some minute detail.

Computer Architecture & Arithmetic Group
Stanford University


Add algorithms

- ripple add: the baseline,
- carry skip adders
- carry selection adds
- carry propagating adds
- Long adds
- carry saving add
- hybrid add

Computer Architecture & Arithmetic Group
Stanford University

EE 486 lecture 6: Integer Addition

M. J. Flynn



Computer Architecture & Arithmetic Group Stanford University 17

Conditional sum

- For digit pairs the carry outs are
 - $-C_{E2} = G_1 + P_1$
 - $-C_{N2} = G_1 + P_1 G_0$
- The sum pairs, E and N are selected so that the lsd's are unaffected and the msd's are unaffected if their carry ins differ, but if both carry in = 0 replace S_E with S_N and if both carry in = 1 replace S_N with S_E

Computer Architecture & Arithmetic Group Stanford University 18

Carry select

- Rather than selecting by pairs we can select up to a fan in limit ($r-1$)
- $C^4 = C_{N4} + C_{E4} C^0$
- $C^8 = C_{N8} + C_{E8} C^4$
- $C^{12} = C_{N12} + C_{E12} C^8 = C_{N12} + C_{E12} C_{N8} + C_{E12} C_{E8} C_{N4} + C_{E12} C_{E8} C_{E4} C^0$

Computer Architecture & Arithmetic Group Stanford University 15

Conditional sum

- Partition the n bit operands into n/r bit digits
- For each r-limited digit, form s_E and s_N , c_E and c_N based on $c_{in} = 1$ for s_E , c_E and $c_{in} = 0$ for s_N , c_N
- Partition into digit pairs and determine the $s_{SE} + c_E$ and the s_{SN} , c_N result.
- Continue now for 4 digit groups, etc

Computer Architecture & Arithmetic Group Stanford University 16

Conditional sum

- Logic within a 4 bit digit
 - $-S_{N0} = A_0 \vee B_0; S_{E0} = \sim S_{N0}$
 - $-S_{N1} = A_1 \vee B_1 \vee G_0; S_{E1} = A_1 \vee B_1 \vee P_0$
 - $-S_{N2} = A_2 \vee B_2 \vee (G_1 + P_1 G_0); S_{E2} = A_2 \vee B_2 \vee (G_1 + P_1 P_0)$
 - $-S_{N3} = A_3 \vee B_3 \vee (G_2 + P_2 G_1 + P_2 P_1 G_0); S_{E3} = A_3 \vee B_3 \vee (G_2 + P_2 G_1 + P_2 P_1 P_0)$
 - $-C_{N4} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$
 - $-C_{E4} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 P_0$

Computer Architecture & Arithmetic Group Stanford University 13

Carry skip

- Spans r-1 bits with r limited AND; $C^2 = G_1 + (P_2 P_1) C_1$ needs 2 gate delays
- If the carry is rippled in the first and last block the (single level) skip delay is the ripple delay + the skip delay
- $t = 4(r-1) + 2[\lceil n/(r-1) \rceil - 2]$

Computer Architecture & Arithmetic Group Stanford University 14

Carry select

- conditional sum
- carry select (Bednjl)
- the carry select type adder is widely used as a component in a hybrid adder.

Computer Architecture & Arithmetic Group
Stanford University

23

CLAs: carry look ahead adders

- Form p, g terms for each bit, i
- Then $C_1 = G_0 + P_0 C_0; C_2 = G_1 + P_1 C_1$
- $C_3 = G_2 + P_2 G_1 + P_2 P_1 C_0$
- $C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_0$
- Group generate: $G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_0$
- Group propagate: $P_3 P_2 P_1 P_0$

Computer Architecture & Arithmetic Group
Stanford University

24

Group generate(G^i) and Group propagate(P^i)

- $C^4 = G^0 + P^0 C^0$
- $C^8 = G^1 + P^1 G^0 + P^1 P^0 C^0$
- $C^{12} = G^2 + P^2 G^1 + P^2 P^1 G^0 + P^2 P^1 P^0 C^0$
- $G^2 = G^2 + P^2 G^1 + P^2 P^1 G^0$
- $P^2 = P^2 + P^2 P^1 P^0$
- $C^{16} = G^3 + P^3 G^2 + P^3 P^2 G^1 + P^3 P^2 P^1 P^0 C^0$
- $C^{64} = G^3 + P^3 G^2 + P^3 P^2 G^1 + P^3 P^2 P^1 P^0 C^0$

propagate and end around

Computer Architecture & Arithmetic Group
Stanford University

21

Carry select delay



- Delay consists of digit addition, carry propagation and final sum selection
- Selection is a MUX: $S^4 = S^4 C^0 + S^N C^0$
- Delay is $k + 2 \lceil \log_{r-1} \lfloor n/r \rfloor - 1 \rceil$

Computer Architecture & Arithmetic Group
Stanford University

22

Carry propagating adders

- The most widely studied class of adder:
 - carry look ahead
 - canonic
 - prefix adders



Computer Architecture & Arithmetic Group
Stanford University 29

Fast counters

- Suppose we have $xxxxx + 1 = sssss$. To find s_n and c_{out} we need $x_n V c_{in}$ and $x_n c_{in}$, but c_{in} is just the AND of all x terms and the input "1".
- So delay is $\lceil \log_2 n \rceil + 1$ (the AND gates plus the final V)

Computer Architecture & Arithmetic Group
Stanford University 30

Canonic adders

- The c_{in} is now an AND tree, to generate a carry from each of the lower order bits and the OR tree which ORs them together. Both have n inputs.
- So delay = $2\lceil \log_2 n \rceil + 2$, the 2 trees plus a delay to form the sum (V) and a delay to form p.g.
- Need a "separate" tree pair for each sum bit, but many terms can be shared (prefixed).

Computer Architecture & Arithmetic Group
Stanford University 27

CLA delay

- Requires $\lceil \log_2 n \rceil$ look ahead levels to form C_{64} and C_{48} , but $\lceil \log_2 n \rceil - 1$ levels to form C_{63} . Thus it takes $2(\lceil \log_2 n \rceil) - 1$ levels at 2 gates per level. Plus another gate to form p.g and a final gate to select S_{63} .
- CLA delay = $4 \lceil \log_2 n \rceil$

Computer Architecture & Arithmetic Group
Stanford University 28

Canonic and prefix adders

- Prefix is canonic with $r = 2$
- Canonic uses an irregular implementation so that each higher order sum bit has its carry in in the same time as the high order carry out.

Computer Architecture & Arithmetic Group
Stanford University 25

CLA delay

- C_{64} is not the worst case delay path, that's S_{63} . C_{48} is formed at the same time as C_{64} but must form C_{60} which then forms C_{63} then S_{63}
- $C_{60} = G'' + P'' C_{48}$
- $C_{63} = G' + P' C_{60}$

Computer Architecture & Arithmetic Group
Stanford University 26

CLA delay

Computer Architecture & Arithmetic Group Stanford University 35

Hybrid adders

- Most modern adders do not follow a pure strategy but use a combination of techniques. Perhaps Ling or a Manchester chain to start, a look ahead then a carry select for the last selection.
- Results are not clearly defined; adders with minimum gate delays usually are larger and the layout (wires) determining the best design

Computer Architecture & Arithmetic Group Stanford University 33

Ling adders

- Since $g_5 = p_5g_5$, all terms in G_1 can be written to have the common factor p_5
- This defines the pseudo carry, H
- So $s_6 = t_6(V(p_5h_6); h_6 = H^1 + P^1H_0)$
- $H_1 = g_5 + g_4 + p_4g_3$
- $H_0 = g_2 + g_1 + p_1g_0$
- here $P^1 = p_4p_3p_2$

Computer Architecture & Arithmetic Group Stanford University 34

Ling adders

- We can eliminate the p_5 delay, compare $G_0 = a_7b_7 + a_1a_7b_1 + b_7a_1b_1 + a_7a_1b_0 + a_7b_1a_0b_0 + b_7a_1a_0b_0 + b_7b_1a_0b_0$
- $H_0 = a_7b_7 + a_1b_1 + a_1a_0b_0 + b_1a_0b_0$
- We can also generate CLA type H^1, P^1 and higher level terms, but the final sum and carry must include p_n^h

Computer Architecture & Arithmetic Group Stanford University 31

AND and OR trees

Computer Architecture & Arithmetic Group Stanford University 32

Ling adder

- Redefines carry as pseudo carry to eliminate delay in forming p and g .
- Consider a 6 bit adder with $r = 3$ and $t = aVb$
- $s_6 = t_6Vc_6; c_6 = G_1 + P^1G_0$
- $G_1 = g_5 + p_5g_4 + p_5p_4g_3$
- $G_0 = g_2 + p_2g_1 + p_2p_1g_0$
- $P^1 = p_5p_4p_3$