



EE 486 Winter 00-01






## Integrated Multiply Add • By making the final CPA of the multiplier a 3 input adder, we can provide (AxB + C) in the same time as the product. This is now generally used in fp arithmetic, as the FMA instruction. • This final CPA is also an example of the kind of optimization that's possible when the bit position arrival time is known.











M. J. Flynn


EE 486 Winter 00-01

















M. J. Flynn


EE 486 Winter 00-01






## Multiply and feature sizes • Smaller feature sizes create wire dominated implementations • Wires, not gates, determine the delay • Optimality of an implementation depends on the effect of wires, hence feature size







M. J. Flynn