

EE 486 lecture 14: Floating Point Considerations (ADD)

M. J. Flynn

Computer Architecture & Arithmetic Group
1
Stanford University

A1: Baseline FADD

- Form exp difference, Δ
- Shift smaller char by Δ
- Characteristic add/sub
- Complement the result
- Post shift to renormalize
- round

```

    graph TD
      A[Exp. diff] --> B[R-shift]
      B --> C[Fract. add]
      C --> D[ReComp L-shift]
      C --> E[R-shift 0,1]
      D --> F[Round]
      E --> F
      F --> G[Output]
    
```

Computer Architecture & Arithmetic Group
2
Stanford University

A1: Baseline details

```

    graph TD
      A[ES: Exponent difference] --> B[Align: right shift smaller operand by d]
      B --> C[SA: perform add/subtract]
      C --> D[Conv: if neg result, convert]
      D --> E[LSD: determine number of leading zeros in result]
      E --> F[Norm: normalize (shift) result]
      F --> G[Round]
    
```

Figure 2.1: Floating point addition: algorithm A1.

Computer Architecture & Arithmetic Group
3
Stanford University

Baseline FADD

- Needs 3 Adds
- And 2 long shifts
- Plus some selection and short shift overhead.

Computer Architecture & Arithmetic Group
4
Stanford University

FP ADD improvements


- ¥ A2: the 2-path FP adder
- ¥ A3: the integrated round using compound adders
- ¥ Variable latency add

Computer Architecture & Arithmetic Group
5
Stanford University

A2: the 2 path FP Adder

- The two long shifts can't occur with the same operands
- A long preshift occurs when one operand is much smaller than the other.
- A long postshift occurs on subtract when the operand value are close.
- So make two paths, a "far path" and a "close path".
- (M. Farnwald '81)

Computer Architecture & Arithmetic Group
6
Stanford University



A2: Two Path and rounding


- Note that rounding can only occur in the far path or with no shift or one shift in the close path.
- In the close path, when a large postshift occurs then the result needs no round, as $LGS = 000$.

Computer Architecture & Arithmetic Group 8 Stanford University

A3: Integrated round

- In the far path (or close and no big postshift) we can use a compound adder to produce sum and sum + 1. Then select the true result.
- Need to avoid the delay due to the rounding step.

Computer Architecture & Arithmetic Group 9 Stanford University



A3: ADD/SUB rounding

<p>Add/Sub – shifting</p> <p>(A) Before N' L' G R S</p> <p>(B) After L G S</p> <p>(C) Final L --</p>	<p>Problem: create action table based on (A) and corrections based on shift amount and sign bits that result in (C) as if it were determined by (B).</p>
--	---

Computer Architecture & Arithmetic Group 11 Stanford University

A3: Subtract/Add post shifts

<p>< Subtract Cases:</p> <p>< I. $e_A - e_B > 1$</p> <p>< (a) no shift</p> <p>< (b) left shift by 1.</p> <p>< II. $e_A - e_B = 1$</p> <p>< (a) no shift: positive result</p> <p>< (b) no shift: negative result</p> <p>< (c) left shift by \geq</p>	<p>Add Cases:</p> <p>I. All $e_A - e_B$</p> <p>(a) no shift</p> <p>(b) one right shift</p>
--	--

Computer Architecture & Arithmetic Group 12 Stanford University

Rounding Cases, Subtract

- Rounding is not need when we have subtract in the close path and
 - the result is negative
 - the result is positive and a left shift is required
- An unadjusted (no shift) round occurs in cases I (a) and II (a)
- In case II (b) we have rounded in the L' rather than G' bit but it has the same effect.

Computer Architecture & Arithmetic Group
13
Stanford University

Rounding cases, Add

- In case I (a), the unadjusted (no shift) rounds occurs.
- In case I (b), we have one right shift. Here we must look at the individual LGs combinations to select the correct outcome.

Computer Architecture & Arithmetic Group
14
Stanford University

Table 2.1: RTN action: Addition with one right shift; circled actions (C₁) indicate critic for correct selection.

Before one right shift				After				Correct action (C ₁)
N'	L'	G'	R'+s'	Action	L	G	s	
0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1	0
0	0	1	0	0	0	0	1	0
0	0	1	0	0	0	0	1	0
0	0	1	1	1	0	0	1	0
0	0	1	1	1	0	0	1	0
0	1	0	0	0	0	1	0	0
0	1	0	1	0	0	1	1	1
0	1	1	0	1	0	1	1	1
0	1	1	1	1	0	1	1	1
1	0	0	0	0	1	0	0	0
1	0	0	1	0	1	0	1	0
1	0	1	0	0	1	0	1	0
1	0	1	1	1	1	0	1	0
1	0	1	1	1	1	0	1	0
1	1	0	0	0	1	1	0	1
1	1	0	1	0	1	1	1	1
1	1	1	0	1	1	1	1	1
1	1	1	1	1	1	1	1	1

Action based on unnormalized result

Computer Architecture & Arithmetic Group
15
Stanford University

RP and RM modes

- These modes require an S+2 as well as S and S+1.
- Needs another row of half adders, or an extra cycle when using these modes.

Computer Architecture & Arithmetic Group
16
Stanford University

A3: Two path with integrated round

Figure 2.6: A version of algorithm A3.

Computer Architecture & Arithmetic Group
17
Stanford University

A4: Variable Latency FADD

- Depending on operand values and what actions are needed we can provide a result in either one or two or three cycles.
- Value of this approach is limited by
 - Frequency of 1 and 2 ~ results
 - Scheduling difficulties in the instruction issuing mechanism.
 - Collisions in pipelined implementations.

Computer Architecture & Arithmetic Group
18
Stanford University

VL Add: 2 & 3 ~




Figure 2.7: Two or Three Cycle Variable-Latency Adder

VL Add: 2 & 3 cycle

- The far path requires the full exponent add, making it the slower path.
- So start the close path early (speculatively) and complete in 2~. If the true path was the far path, we'll know this at the end of the first cycle.

VL ADD: 1,2 or 3~




Figure 2.8: One, Two or Three Cycle Variable-Latency Add

VL Add: 1,2 & 3 cycle

- Some operations may require neither a preshift nor a round.
- Even some one bit shifts might be included in a single cycle ADD/SUB
- Performance results depends on how aggressive we are in allocating actions to the first cycle.

Exponent differences and shifts




Figure 2.10: Histogram of Exponent Difference




Figure 2.11: Histogram of Normalizing Shift Distance

VL Performance




Figure 2.12: Performance Summary of Proposed Techniques