







A smart multimedia architecture...


- Explicitly supports DLP (rather than trying to infer it)
- Memory hierarchy: uses software-managed structures rather than a traditional cache












Coprocessor

- Many ALUs exploit concurrency in stream applications
 - Multiple clusters in parallel exploit data parallelism (SIMD control)
 - Multiple ALUs within each cluster exploit ILP (VLIW control)
- But putting many ALUs on a chip isn't that hard – Feeding data to the ALUs is a much harder problem
 - recong data to the ALOS is a much harder problem
- Bandwidth hierarchy tailored to capture locality
 - Local register files capture intermediate results between individual operations on one stream element
 - Stream register file captures intermediate streams between kernels

Streaming/Imagine Summary

- Pros
 - Programming model exposes data transfers in bandwidth hierarchy
 - Extends storage hierarchy with 2 levels of software-controlled storage
 - Record-order transfers makes DRAM accesses more efficient
- Cons
 - Programming model places more burden on programmer
 - Imagine is not a "general-purpose" processor
 - Paper doesn't provide adequate comparison points to other architectures





Key Issues for EE392C

- Data parallel, on-chip multi-processors
- Greater exploitation of DLP by running multiple processors in SIMD?
- Exploit TLP (in addition to DLP and ILP) by each processor running its own thread?
- Control and communication (incl. synchronization) techniques?
- Data parallel architecture as a "configuration" of polymorphic processors
 - What resources need to be configured
 - · Memory hierarchy?
 - Compute units?
 - · Instructions/control?
 - Which resources yield biggest gains with minimal reconfiguration overhead?

