## Lecture #10: FSM Timing

Paul Hartke Phartke@stanford.edu Stanford EE121 February 12, 2002











# Clock Jitter

- Clock Jitter is the time-varying (cycle to cycle) difference in the clock arrival time at the *same* DFF.
- There are many sources of jitter inaccuracies in the source oscillator, drifting of the Phase Lock Loop (PLL), and crosstalk between the clock and other transitioning signals.

UDU out	k Tolerance, Jitter, and Phase Infor	mation	3 0104	des deti	nitions f	or variou	s para
nined throu sing a cit	gh statistical measurement at the package pi ok mirror configuration and matched driver	ns ters in the table 15	below.			or refree	a hain
Symbol	Description	Falses	CLKDLLHF		CLKDLL		
			Min	Max	Min	Max	Units
TIPTOL	Input clock period tolerance		1.0	1.0	-	1.0	int
Turree	Input clock jitter tolerance (cycle-to-cycle)			±150	- 20	±300	pé
Тьоск	Time required for DLL to acquire look	> 60 MHz		20		20	p 5
		50-60 MHz			- 90	25	μ
		40-50 MHz				50	μs
		30-40 MHz			- 62	90	į jus
		25-30 MHz	1.0			120	μs
TOUTEC	Output jitter (cycle-to-cycle) for any DLL clock output <sup>(1)</sup>		1	±60	- 20	±80	pe
Tpeo	Phase offset between CLKIN and CLKO <sup>(2)</sup>			±100		±100	pe
Tpico	Phase offset between clock outputs on the DLL <sup>(2)</sup>		1.8	±140		±140	pe
TPHIOM	Maximum phase difference between CLKIN and CLKO <sup>(4)</sup>			±160		±160	
Trucou	Maximum phase difference between clock outputs on the OLL <sup>(9)</sup>		10.00	±200	- 10	±200	_ p6





#### MinPath Timing Constraint

- Consider what happens when the same clock edge is considered at the far DFF.
- $T_{clk->q} + T_{cl\_pdmin} >= T_{skew} + T_{hold}$
- $1 + 1 \ge 2 + 1$
- Whoops!! 🛞
- AKA, "Hold-Time Violation"



### Impacts

- You can "fix" MaxPath timing constraint violations by slowing down the clock after the circuit is implemented.
- You *cannot* "fix" MinPath timing constraint violations be modifying the clock.



- Longest MaxPath Constraint is called *Critical Path* of design.
  - Find critical path by calculating all the MaxPath constraints of ever every path in the design and picking the largest.
- Perfect tool for a computer.
  - Xilinx Timing Analyzer is an example of a static timing tool.

## Timing Closure Challenges

- When integrate individual blocks that meet timing, the combined system might not meet timing.
- In general have registered outputs from *top-level* blocks.
  - This doesn't solve the problem if the chip is so large/fast that a signal cannot propagate all the way across the chip.
  - Reason that I/Os are always useful to register
    Not always certain timing budget available on the board.



- Lab 6 Objectives are to use the CODEC and SDRAM interfaces to build a simple music player.
  - And do another state machine of course... O