## Lecture #6: Lab 3 Game-Plan and Arithmetic in Logic

Paul Hartke Phartke@stanford.edu Stanford EE121 January 24, 2001











#### 7Segment Decoder

- Could implement with page 373 diagram.
  We did one part of this last time.
- Or, could use Xilinx Core Generator to make an internal memory element for this subcomponent
- 4 input ROM with 7 outputs

File Bastant Carto Tauto Ibits								
File Flotect Zote Total Helt	1							
Current Pruect   C fcil	i nalactiveip to jecte 1	ischem 🔟 💱 🖩	00 Gar					
View Catalog: by Function		Contrast of American State	and the second second					
Basis Elements     Carminume, and Anaworking     Daylar Elements     Carminumication & Networking     Daylar Elements     Control (Network)     Development     Protection     Protec		Lands C. Permanents & Colonge C entering Proves & POUS						
		Distributed Netrory Deal Particles Marriery Repotend DuaPan Rev Repotend Role Repotend Role Repotend Role Repotend StatePartRA Glugle PartDlack Vernory	Exercise Exercise Exercise Exercise Exercise Exercise	4.1 5 1.0 5 1.			zum, m. Xilm, m. Xilm, m. Xilm, m. Xilm, m. Xilm, m.	~~
Generated Mediates								
orner area andra etc.			and the second se	a sugar	. Low Average	176	Sector Sector	
Component Name	Jumps	Carettaine	Version	T MITTER	- Verilada		an in the later of	









## Block Ram doesn't work?!?!?!

- This is the element used for the Literature quotes for Lab 2
- We could not get "Single Port Block Memory" to work.
- Lesson: How did we figure this out?
- Use "Distributed Memory" while we work this out...

























- Carry Save, Carry Skip, Carry Select, etc
- Often combine techniques.
- We won't talk about them but there is so particular magic to them.







# **Multipliers Summary**

- Lots of clever architectures out there. They all do the same thing—multiply!
- Consider routing delay in addition to logic delay.

#### Next Time

• State Machine Design