EE121 Winter 2001-02

Learning to Love Xilinx Foundation 4.1iä in 40 Easy Steps

You all know how to design and implement a digital circuit with Foundation. But sometimes going from a good design to a working bit file is more stressful than it needs to be. Here are some steps you can take to make the process a little more pleasant. Ask a TA if you need more details.

Essentials

1. Any two nets on the same level that have the same name are the same logical net, even if they are not explicitly wired together. This has some important consequences:

* You do not have to draw a wire to connect two symbol pins. You can just give the same name to the nets connected to these pins. Figures 1 and 2 are equivalent, but Figure 2 is easier to understand and debug.



* Two nets on the same level of hierarchy that you want to be distinct will actually be connected if you give them the same name. The circuit in Figure 3 will not work because both the OR gate and the AND gate drive the same net.





2. Only have one schematic listed in the Project Manager: the highest-level schematic in your project. If you have two schematics listed, they will be on the same level of hierarchy and Foundation will treat them as if they were two parts of the same schematic.



3. By default, the simulator will load the netlist of the schematic(s) in your Project Manager window. To simulate a macro by itself, choose Tools ->Simulate Current Macro from the Schematic Editor...





...or choose File->Simulate Single Component from the Logic Simulator and choose the macro that you want to simulate.

imulator	- Xilinx	Founda	tion F	4.1i [:	xfoun
Waveform	Device	Options	Tools	View	Wind
ingle Com	ponent				×
mponents 5		€ User C All M C All C	r Macro lacros Compor OK Canc Helj	os ients iel	
	imulator Waveform ingle Com mponents 5	imulator - Xilinx Waveform Device ingle Component mponents 5	imulator - Xilinx Founda Waveform Device Options ingle Component mponents 5	imulator - Xilinx Foundation F- Waveform Device Options Tools ingle Component mponents 5 6 User Macros 6 All Macros 6 All Compor 0K Canc Help	imulator - Xilinx Foundation F4.11 [Waveform Device Options Tools View ingle Component mponents G G User Macros C All Macros C All Components OK Cancel Help



4. If you want to look at signals deep within the hierarchy in simulation, just string the reference names together, separated by slashes, in your script. For example, if we are interested in a signal X inside a macro with reference H1; and H1 is inside macro H3, H3 is inside H5, and H5 is in the highest-level schematic; then we can refer to X in our script as "H5/H3/H1/X."

- 5. The macro and the schematic from which the macro is derived are different. Always open the macro, either with the H "hierarchy" toolbar or with File->Open Macro. If you open and edit the schematic instead, the macro will not reflect your changes.
- 6. Before you declare a macro done, you should *always* perform an integrity test on the current sheet. Look at all the warnings in the Project Manager window and correct them if necessary. You should also test your entire design with Options->Integrity Test.

File	Edit	Mode	Options	Hierarchy	View	Display	Tools	Window	Help
مارج	لصل	8 J @	Create	e Netlist	10001801		Shift+F	2	
		40 ⊟	Create	e Netlist from	n Curre	nt Sheet			입 거 있
			Integr	ity Test			Ctrl+F2	2	
n l			Integr	ity Test for	Curren	t Sheet			
뙨			Integr	ity Test Opt	ions				
2			Export	t Netlist					
1			Annot	ate			Ctrl+K		
			Replac	e Symbol					
			Renan	ne Net					
			Repor	t					
1			_						
Ð					w ×	D			
Ð				Fi	gure 7	D			
ħ				Fi	gure 7	D			D
P	. 00	arcinau	ic joseon	Fi	gure 7		Schem	KENT OF	
SC SC SC	. 00 : W : Te	arning:	hierarch)	Fi comercio y connecto	gure 7		Schem	KENT OF	
	: 00 : WV : Te : Te	arning: erminal:	hierarchy W	Fi comercio y connecto	gure 7	op level	schem	NEIGTOI atic deter	
Sc Sc Sc Sc	: 00 : VV : Te : Te : Te	arning: erminal: erminal:	hierarch) W Y	Fi comercio y connecto	gure 7	D D op level	Schem	AEIGI OI	
SC SC SC SC SC SC SC	: 00 : W : Te : Te : Te : Te	arning: erminal: erminal: erminal:	hierarch) W X Z	Fi comercio y connecto	gure 7	op level	schem	atic deter	www.bocor cted
Sc Sc Sc Sc Sc Sc Sc	: 00 : W : Te : Te : Te : Te	arning: erminal: erminal: erminal: erminal:	hierarchy W X Z F	Fi comercio y connecto	gure 7	op level	schem	atic deter	tted
	: 00 : VV : Te : Te : Te : Te :	arning: erminal: erminal: erminal: erminal:	hierarchy W X Z F	Fi comerto y connecto	gure 7	op level	schem	Activition atic deter	tted
	: UK : W : Te : Te : Te : Te : Te : Te : Te : W	arning: erminal: erminal: erminal: erminal: arnning	it jostbo hierarch W X Y Z F	Fi connecto connecto	gure 7 Since r rs on t	op level	adless	nets det	tected
Sc S	: UK : Te : Te : Te : Te : Te : VV : Mu	arminal: erminal: erminal: erminal: erminal: arminal: arming	hierarchy W X Z F rivers for	Fi connecto y connecto e drivers or net: F	gure 7 rs on t	op level	schem	nets det	tected
SC SC SC SC SC SC SC SC SC SC SC SC SC S	: UV : Te : Te : Te : Te : : VV : Mu : So	arning: erminal: erminal: erminal: erminal: arnning ultiple d	ic (c.t.bo) hierarchy : W : X : Y : Z : F : multiple ic conten	Fi connecto y connecto e drivers or net: F ts OK	gure 7 rs on t	op level	adless	nets det	cted

Most warnings are serious matters. A few are not. The Integrity Test will warn you if you haven't connected every output of a symbol, but that's often not a problem. For example, if you only need to use four of the eight outputs of a 3-8 decoder, you could connect nets only to the four you intend to use and leave the others disconnected. *Never* leave any inputs disconnected.

The warning about "hierarchy connectors on top level schematic detected" is OK only if you are about to make the schematic you tested into a macro.

 What do all the components in the Spartan2 library do? Find out in the Libraries Guide, (<u>http://toolbox.xilinx.com/docsan/xilinx4/manuals.htm</u>) a link to which is in the Resources section of the class web page.



Figure 9

8. Don't copy your project in Windows. Archive it or use the Copy Project command.

e Document View Proje	ct	Implementation Tools Help
New Project Ctrl+N Open Project Ctrl+O Copy Project		
Delete Project Ctrl+D		
Archive Project		
Restore Project		
Project Info		
Project Libraries Ctrl+L		
Project Type Ctrl+T		
Preferences		
1 xfound		
2 lk_lab3		
3 lab1		
Exit		

Figure 10

Useful

9. Use the "Draw Bus Tap" tool to number and draw bus taps automatically. All you need to do is click the source bus, then click the pins to which each consecutive bus tap should be attached. The software does all the drawing and labeling for you. You can use the arrow keys to switch among bits of the tap.



Figure 11

10. Use the "Add Net or Bus Name" toolbar in increment mode to increment net names automatically. Enter the name of the net corresponding to the lowest bit and click Repeat. Then click the nets your want to label in order of increasing bit number.





11. Make sure that you have labeled all your bus taps. The arrangement in Figure 14 won't work.





- 12. If the schematic looks weird, refresh the display by striking the F10 key.
- 13. The buffers and pads (Figure 14) are I/O for the chip. Hierarchy connectors (Figure 15) are the I/O for macros.







Figure 16

14. Read the report files when implementation doesn't work (or even when it does).

	x				
mp Ri	lementation Imp eport Files	blementation Si Log File Ne	mulator Export i etlist Log EDIF	netlist to 7 200	
E	Report Brow	ser - xfound(ver	1->rev1)		
		۲			
1	Translation Report	Navigation Report	Map Report	Place & Route Report	Pad Report
			<u>e</u>		
	Asynchronous Delay Report	Post Layout Timing Report	Post Layout Timing Report	Bitgen Report	

Figure 17

15. Use the View->Show All References to see the names of all your components. This will make it easier to find components in error and warning reports.





16. Every net has a name, whether or not you explicitly name it. Select the net and look at the bottom of the screen to find out its name. Better yet, give it a name yourself.





17. The name of the chip output is specified by the signal between the OBUF and the OPAD. Likewise for chip inputs and IBUFs and IPADs. In Figure 18, F_OUT is the name of the signal that connects to the pin and the name you will find in your PAD report file.



Figure 20

18. Assign pin numbers to every OPAD and IPAD. If you don't, Xilinx will do it for you.

ematic	Editor - [Mo	dified - TOP.SC	H]						
Edit Mo	ode Options	Hierarchy View	Display	Tools Wi	ndow Help				
🖬 🗞	, 🖨 👗 🖣	≥ 🖻 ->† Q	Q 🔊	\sim	₩[• •[]	t SIM 옷	Di.		
-						-1			Ī
5	Symbol Prop	perties			×				
	Name:	OPAD	-	Move	Name				
	Reference:	\$122		Move R	eference				
	Section:	NO SECTIONS	-	Attrib	outes				
	Footprint:		-	Comr	ments				
	Technology:		-	Pin Par	ameters	<u>.</u>		F_OUT OPAD	
	- Parameters:						OBUF		
	Name:	LOC	•	Change	(bbA)				
	Description:	P68		Browse					
	EXT=0	PAD			Delete				
	LEVEL:	⊧XILINX			Move				
	•• LOC=P	1=2.0.0 68			isplay All				
				Cle	ear Display				
				D	isplay File				
				Syr	mbol Editor				
	Apply	ОК	Canc	el	Help				

Figure 21



19. Beware of disconnected nets! Disconnected single nets will usually have blue dots, but not always. Disconnected busses will never have blue dots even if they are disconnected. Move components around to make sure the connected nets move with them. The components in both Figures 23 and 24 are disconnected, although you can not tell this from visual inspection of Figure 24. Disconnected nets often occur when you replace one macro with another. The Replace Symbol command (right-click on the component, then choose Replace Symbol) is less likely to lead to disconnected nets than other methods of replacing symbols, but only if the symbol interface of the new macro is the same as that of the old one.



Figure 24

- 20. If Foundation complains about "no permissions or file does not exist" while archiving your project, you have to reboot. It's a bug and we know of no other solution. ⊕
- 21. Update the simulator if you make a change in the schematic. You can't change the schematic in the middle of simulation. The safest thing to do if you need to change your schematic is to close and restart the simulator.
- 22. Use the vector script command to put things in the right direction. "vector x x[3:0]" and "vector x x[0:3]" arrange the bits in opposite orders. This doesn't change your schematic, but it does change the way your "assign" statements and simulator output appear.
- 23. Use the clock command to simulate clocks. "clock CLK 0 1" makes the clock signal toggle from 0 to 1 after one simulation step, then from 1 to 0 after another simulation step, *ad infinitum*. "clock CLK2 0 0 1 1" would give CLK2 twice the period of CLK.
- 24. Simulating in timing mode is a good idea since your components will have non-zero delay, as they do in real life. But before you place and route your design, the delays the simulator uses in timing mode will only be wild guesses.
- 25. Don't confuse your projects with those of others. If you're working on the lab or cluster computers, archive your project, save it on your network drive, and delete it from the local hard drive. In addition, give it a unique name; for example, George W. Bush would name his Lab 3 "gwb_lab3" so it would not be confused with Tom Daschle's Lab 3.

Geeky

26. Change the orientation of a symbol. Use Ctl-M to mirror, (Figure 25) Ctl-L to rotate. (Figure 26)



Figure 25









28. Use the \$ARRAY parameter to create multiple instances of the same component. Although this works, the display doesn't necessarily reflect your changes very accurately.

A[6:0]			AINV	[6:0]
	Symbol Pro	perties		×
	Name:	INV	•	Nove Name
	Reference:	\$129	Mo	ve Reference
	Section:	NO SECTIONS	-	Attributes
	Footprint:			Comments
	Technology:		Pi	n Parameters
	Parameters:			
	Name:	\$ARRAY	- Char	nge Add
	Description:	6	Brov	vse
	•• \$ARRA	V=6		Delete
	DEVIC	E=INV		Move
	LIBVEF	=<1LINA R=2.0.0		Display All
				Clear Display
				Display File
				Symbol Editor
	Apply	ОК	Cancel	Help
TOP	LEVEL2	MESSY	CGARRAY	
		Figure 28	3	



29. Better yet, use the Core Generator to generate all kinds of components. (But remember that you have to make your components in Lab 3.) Be sure to set your Design Entry environment to "Schematic-Foundation" and your Target Architecture to "Spartan2." The Core Generator can be very useful, but its uses are beyond the scope of this document. Feel free to play around with it and see what it offers.

Xilinx CORE Generator	
<u>File Project Core Tools H</u> elp	
File Project Core Tools Help Bus Gate View Catale Parameters Core Overview Cont Cont	Btatus
Gate Type Gate Type Gate Type Gate Type C AND C OR C XOR C Inverter C AND C OR C XOR C Inverter C AND C OR C XNOR C Buffer Layout Layout Back Next Page 1 of 2 Generate Dismiss Data Sheet Version Info Display Core Footprint	
Set current Project to C:\Documents and Settings\Lee Kenyon\My Documents\stanford\ee121\2002win\fndtrw\kround	
Project options have been updated.	
90	2 5

30. Find components fast by typing their name in the "SC Symbols" window.



- 31. The left-most bit of a bus is the most significant, regardless of whether it is the highest bit or not. Simplify your life by ordering busses consistently.
- 32. Busses are connected to symbol pins in a left-to-right order. For example, in Figure 32, INT[15:8] is connected to FF2\D[7:0]. INT[7:0] is not connected to anything. What a mess! It's best always to have the same number of bits on both sides.



Figure 32

- 33. Beware bus names that end with a digit. For example, if you had a DATA1[10:0] and a DATA[10:0], then DATA10 would exist twice.
- 34. Use File->Table Setup to identify the schematic as yours. (We don't care whether you do this or not.)

Stanford University - EE121	Crafed by: Horatio Q. Student
350 Serra Mall	Macro: BUSCON
Stanford, CA 94305	Date: 1/26/84
Date Last Modified: 1/27/02	

- 35. Use the autoroute feature (Edit->Autorouting Table) if you think it's worth it.
- 36. If the simulator tells you that you have a "combinational feedback error," this probably means that a net that is a function of an output of a combinational logic element feeds back into an input of the same element. Look for naming errors. In a few cases, the simulator has generated a combinational feedback error with no apparent reason, and students have solved the problem by replacing their logic with equivalent components.
- 37. Use the Project Libraries Window (Tools -> Project Libraries) and the Library Manager to manipulate the contents of your libraries. Generally, EE121 students have not used this very much.



Figure 34

38. Using the symbol editor to change the symbols corresponding to your macros. Right-click on the component and choose "Symbol Editor." You can do all sorts of things, like move pins around, make bus I/O pins thick , and place dots on active-low pins.

	🐉 Symbol Editor - [LEVEL2 (XFOUND)]		
	₽ File Edit View Symbol Window Help		
I.		$ \mathbf{A} \models \underline{\mathbf{B}} \neq \underline{\mathbf{B}} = \underline{\mathbf{B}} = \underline{\mathbf{B}} + \underline{\mathbf{B}} = \underline{\mathbf{B}} = \underline{\mathbf{B}} + \underline{\mathbf{B}} = \underline{\mathbf{B}} = \underline{\mathbf{B}} + \underline{\mathbf{B}} = \mathbf{B$	
	Symbol LEVEL2 Library XFOUND PCB Footprint Ref Prefix H Sections 0 Description SPICE Model Info Pins	Number: Name: Y IN BUS CLK DOT DOT/CLK LINE	No Annual Contraction of the
	Y IN F OUT		

Figure 35

- 39. I/O buffers and pads can go inside macros; they don't have to be on the highest-level schematic. (But they should be in Lab 3 because that's the way the skeleton file is.)
- 40. IFDs and OFDs replace IBUFs and OBUFs. You can register your inputs and outputs by replacing OBUFs and IBUFs with IFDs and OFDs.