

Sequential logic

Executive summary of EE 121: combinational logic easy, sequential logic hard.

Combinational logic = truth tables.

Combinational logic synthesis can be greatly aided by clever decomposition of the problem. Example: 8-bit adder built using two 4-bit adders.

Sequential logic = simple matter of programming. ;-)

Designing state machines is similar to programming, but much harder because things happen in parallel.

In software programs, data is stored in *variables*—simple state machines that remember one or more bits. A stored value remains unchanged until a new value is loaded. The values of the variables are *part* of the state of the system.

State machine examples "Complex" state machines: • Record/play control for digital audio (EE 121 lab #6) • Control unit for computer (very ambitious final project) Examples of small state machines: • Light switch controller (toggle on/off) • Simultaneous button push detector • Push button processor converts long button push to one clock cycle pulse What these examples have in common: the output is a function of past inputs (memory) as well as current input.

October 22, 2002

EE 121: Digital Design Laboratory

Lecture 8-3

State machines

A state machine is a sequential circuit whose outputs depend on the current state (values of memory devices) and whose state changes based on current state and inputs.

state = F(state, input) — next state function output = G(state, input) — output function (may not depend on input)

State machines may be asynchronous or synchonous:

- State transitions may occur at any time when input changes Examples: R-S latch, D latch
- State transitions occur only at times determined by system clock, usually at active an clock edge.
 Examples: D flip-flop, shift register = series of D flip-flops





Moore machine: output depends only on current state.





Mealy machine with pipelined outputs

Outputs of a Mealy machine can be kept constant within a clock period by using output flip-flops.



Characteristic equations

State machine memory is built using latches or flip-flops.

Each device has a *characteristic equation* that describes how the state machine changes state as a function of the inputs.

Device Type	Characteristic Equation	Latch and flip-flop
S-R latch	$Q*=S+R'\cdotQ$	equations
D latch	Q* = D	oquationo.
Edge-triggered D flip-flop	Q* = D	
D flip-flop with enable	$Q*=EN\cdotD+EN'\cdotQ$	
Master/slave S-R flip-flop	$Q*=S+R'\cdotQ$	
Master/slave J-K flip-flop	$Q*=J\cdotQ'+K'\cdotQ$	
Edge-triggered J-K flip-flop	$Q*=J\cdotQ'+K'\cdotQ$	
T flip-flop	Q* = Q'	
T flip-flop with enable	$Q*=EN\cdotQ'+EN'\cdotQ$	

October 22, 2002

EE 121: Digital Design Laboratory

Lecture 8-9

Clocked synchronous state machine analysis

Clocked synchronous state machines can be described in many ways:

- circuit schematic
- state and state/output tables
- transition and transition/output tables
- state diagrams (flowcharts)
- ASM (algorithmic state machine) charts
- HDL (hardware description languages)
- programming languages

A description that can be given to a CAD system for simulation and synthesis is preferred. Usually these are text descriptions, but drawing tools exist.



State machine analysis

Excitation equations:

$$\begin{aligned} \mathsf{D0} &= \mathsf{Q0} \cdot \mathsf{EN}' + \mathsf{Q0}' \cdot \mathsf{EN} \\ \mathsf{D1} &= \mathsf{Q1} \cdot \mathsf{EN}' + \mathsf{Q1}' \cdot \mathsf{Q0} \cdot \mathsf{EN} + \mathsf{Q1} \cdot \mathsf{Q0}' \cdot \mathsf{EN} \end{aligned}$$

Characteristic equations:

$$Q0^* = D0$$

 $Q1^* = D1$

Transition equations:

$$Q0^* = Q0 \cdot EN' + Q0' \cdot EN$$
$$Q1^* = Q1 \cdot EN' + Q1' \cdot Q0 \cdot EN + Q1 \cdot Q0' \cdot EN$$

October 22, 2002



