

В

Α

October 3, 2002

В

А



Switch view of CMOS inverter:



October 3, 2002

EE 121: Digital Design Laboratory

Lecture 3-4





For a large number of inputs, it is faster to use multiple gates.

Example: 8-input NAND might be faster using three small gate delays.





0 =

VIN

5.0

3.5

HIGH

1.5

undefined

0

October 3, 2002

0 LOW LOW

Lecture 3-10

Low-state

V_{OLmax}

DC noise margin





October 3, 2002

EE 121: Digital Design Laboratory

Lecture 3-12





October 3, 2002 EE

EE 121: Digital Design Laboratory

- t_{pLH}

 $t_{\rm pHL}$

Lecture 3-16



