EE 121 Digital Design Laboratory October 1, 2002 Handout #4

Xilinx Foundation Tips

Learning to Love Xilinx Foundation 4.2i[™] in 40 Easy Steps

You know, or will soon know, how to design and implement digital circuits with Xilinx Foundation design software. But sometimes going from a good design to a working bit file is more stressful than it need be. Here are some steps you can take to make the process a little more pleasant.

Essentials

- 1. Any two nets on the same level that have the same name are the same logical net, even if they are not explicitly wired together. This has some important consequences:
 - You do not have to draw a wire to connect two symbol pins. You can just give the same name to the nets connected to these pins. Figures 1 and 2 are equivalent, but Figure 2 is easier to understand and debug.



• Two nets on the same level of hierarchy that you want to be distinct will actually be connected if you give them the same name. The circuit in Figure 3 will not work because both the OR2 gate and the AND2 gate drive the same net.





2. Only one schematic should be listed in the Project Manager—the highest-level schematic in your project. If two schematics are listed, they will be on the same level of hierarchy and Foundation will treat them as if they were two parts of the same schematic.



- Figure 4
- 3. By default, the simulator will load the netlist of the schematic(s) in your Project Manager window. To simulate a macro by itself, choose Tools->Simulate Current Macro from the Schematic Editor.

🐌 Schematic Editor	
File Edit Mode Options Hierarchy View Display	Tools Window Help
<u>*</u> = €. <i>■</i> × • € <u>- \</u> QQ	Symbol Wizard Symbol Editor Ctrl+E
	Simulator Simulation Tool Box
<u>-</u>	Update Simulation
<u>⊐</u>	LogiBLOX Module Generator



Alternatively, choose File->Simulate Single Component from the Logic Simulator and select the macro that you want to simulate.

🚰 Logic Simulator - Xili File Signal Waveform Dev	inx Foundation F4.1i (xfoun ice Options Tools View Wind
Simulate Single Components	ent 🗙
DUPNETS MESSY NEAT	C User Macros C All Macros C All Components OK
	Cancel
Fig	gure 6

4. If you want to look at signals deep within the hierarchy during simulation, just string the reference names together, separated by slashes, in your script. For example, if a signal X is inside a macro H1, and H1 is inside macro H3, H3 is inside H5, and H5 is in the highest-level schematic; then you can refer to X in a script as H5/H3/H1/X.

- 5. The macro and the schematic from which the macro is derived are different. Always open the macro, either with the H "hierarchy" toolbar or with File->Open Macro. If you open and edit the schematic instead, the macro will not reflect your changes.
- 6. Before you declare a macro done, you should *always* perform an integrity test on the current sheet. Look at all the warnings in the Project Manager window and correct them if necessary. You should also test your entire design with Options->Integrity Test.



Figure 8

Most warnings are serious matters. A few are not. The integrity test will warn you if you have not connected every output of a symbol, but that's often not a problem. For example, if you need only four of the eight outputs of a 3-to-8 decoder, you may connect nets only to the four you intend to use and leave the others disconnected. Never leave any inputs disconnected.

The warning "Hierarchy connectors on top level schematic detected" can be ignored only if you are about to make the schematic you tested into a macro.

 What are the functions of the components in the Spartan2 library? You can find out in the Libraries Guide, (<u>http://toolbox.xilinx.com/docsan/xilinx4/manuals.htm</u>). A link to this WWW page is in the Resources section of the class WWW page.



Figure 9

8. Do not copy your project using Windows command line or graphical commands. Archive the project or use the File->Copy Project command.

xfound - 2S100TQ144-5 - Project Manager					
File Document View Project Implementation Tools Help					
New Project Ctrl+N Open Project Ctrl+O Copy Project	/ F				
Delete Project Ctrl+D					
Archive Project					
Restore Project					
Project Info					
Project Libraries Ctrl+L					
Project Type Ctrl+T					
Preferences					
1 xfound					
2 lk_lab3					
3 lab1					
Exit					
L Chaotlandad					

Figure 10

Useful

9. Use the **Draw bus taps** tool to number and draw bus taps automatically. All you need to do is click the source bus, then click the pins to which each consecutive bus tap should be attached. The software does all the drawing and labeling for you. You can use the arrow keys to switch among bits of the tap.

B[3:01		_	N. 10	AJ
5[0.0]			00	2
			<u>с</u>	B1
		_ I		
				ВЗ
TOP	NEAT	LEVEL2	LEVEL1	MY_OR
2.2 , 3.8	Expa	nd Bus Tap: B	1	

Figure 11

10. Use the Add Net or Bus Name tool in increment mode to increment net names automatically. Enter the name of the net corresponding to the lowest bit and click Repeat. Then click the nets your want to label in order of increasing bit number.





11. Make sure that you have labeled all your bus taps. The arrangement in Figure 14 won't work.





12. If the schematic looks weird, refresh the display by striking the F10 key.

13. The buffers and pads (Figure 15) are I/O for the chip. Hierarchy connectors (Figure 16) are the I/O for macros.





14. Read the report files when implementation doesn't work (or even when it does).

Report Files	Log File Ne	atlist Log EDIF	F 200	
Report Brow	ser - xfound(ver	1->rev1)	and the second	E.
	•			
Translation Report	Navigation Report	Map Report	Place & Route Report	Pad Report
		0		
Asynchronous Delay Report	Post Layout Timing Report	Post Layout Timing Report	Bitgen Report	

Figure 17

15. Use the View->Show All References to see the names of all your components. This will make it easier to find components in error and warning reports.



Figure 18

16. Every net has a name, whether or not you explicitly name it. Select the net and look at the bottom of the screen to find out its name. Better yet, give it a name yourself.



LEVEL2	MESSY		
Selected net: \$Net00006_			

Figure 19



Figure 20

18. Assign pin numbers to every OPAD and IPAD. If you don't, Xilinx Foundation will do it for you.

Jinzorriop	erties			3	×		
Name:	OPAD	-	M	lové Name			
Reference:	\$122		Mov	ve Reference			
Section:	NO SECTIONS	4	1.00	Attributes			
Footprint:		-		Comments			
Technology:		-	Pin	Parameters	1	-D	F_OUT OPAD
Parameters:	i an	_				OBOF	Sec. A
Name:	LOC		Chan	ge Add			
Description:	P68		Brow	se			
EXT=0	PAD			Delete			
LEVEL:	≪ILINX ⊫2.0.0			Move			
++ LOC=PE	38			Display All			
				Clear Display			
				Display File			

Figure 21



Figure 22

19. Beware of disconnected nets! Disconnected single nets will usually have blue dots, but not always. Disconnected buses will never have blue dots even if they are disconnected. Move components around to make sure the connected nets move with them. The components in both Figures 23 and 24 are disconnected, although you can not tell this from visual inspection of Figure 24. Disconnected nets often occur when you replace one macro with another. The Replace Symbol command (right-click on the component, then choose Replace Symbol) is less likely to lead to disconnected nets than other methods of replacing symbols, but only if the symbol interface of the new macro is the same as that of the old one.



Figure 24

- 20. If Foundation complains about "no permissions or file does not exist" while archiving your project, you have to reboot. It's a bug and we know of no other solution. ⊗
- 21. Update the simulator if you make a change in the schematic. You cannot change the schematic in the middle of simulation. The safest thing to do if you need to change your schematic is to close and restart the simulator.
- 22. Use the vector script command to put things in the right direction. "vector $x \ x[3:0]$ " and "vector $x \ x[0:3]$ " arrange the bits in opposite orders. This doesn't change your schematic, but it does change the way your "assign" statements and simulator output appear.
- 23. Use the clock command to simulate clocks. "*clock CLK 0 1*" makes the clock signal toggle from 0 to 1 after one simulation step, then from 1 to 0 after another simulation step, etc.; "*clock CLK2 0 0 1 1*" would give CLK2 twice the period of CLK.
- 24. Simulating in timing mode is a good idea since your components will have nonzero delay, as they do in real life. But before you place and route your design, the delays the simulator uses in timing mode will only be wild guesses.
- 25. Don't confuse your projects with those of others. If you're working on the lab or cluster computers, archive your project, save it on your network drive, and delete it from the local hard drive. In addition, give it a unique name; for example, George W. Bush would name his Lab 3 "gwb_lab3" so it would not be confused with Tom Daschle's Lab 3.

Geeky

26. Change the orientation of a symbol. Use Ctl-M to mirror, (Figure 25) Ctl-L to rotate. (Figure 26)



Figure 25





27. Use complex buses selectively to make buses that are conglomerations of different signals.





28. Use the \$ARRAY parameter to create multiple instances of the same component. Although this works, the display doesn't necessarily reflect your changes very accurately.

Symbol Properties
Name: INV Move Name
Reference: \$129 Move Reference
Section: NO SECTIONS CAttributes
Footprint: Comments
Technology: Pin Parameters
Parameters:
Name: \$ARRAY Change Add
Description: 6 Browse
SARRAY=6 Delete
LIBVER=2.0.0 Display All
Clear Display
Display File
Symbol Editor
Apply OK Cancel Help

Figure 28

\$ARRAY=6

Figure 29

29. Better yet, use the Core Generator to generate all kinds of components. (But remember that you have to make your components in Lab 3.) Be sure to set your Design Entry environment to "Schematic-Foundation" and your Target Architecture to "Spartan2." The Core Generator can be very useful, but its uses are beyond the scope of this document. Feel free to play around with it and see what it offers.

Xilinx CORE Generator Elle Project Core Tools Help Bus Gate View Catalo	
Target Fami Parameters Core Overview	Contact Bus Gate Btatus
Form Form Mem Multi Regi Commu Asyn Asyn Builo Encr ID Telev Ce Digital S CLR SCLR AINIT SIN Generated I	Component Name: inw6 Number of Input Buses: 1 Valid Range: 11 Input Bus Width: 6 Valid Range: 1256 Gate Type C AND C OR C XOR C Inverter NAND NOR XNOR Buffer Layout Create RPM Back Next Page 1 of 2
Generate Dismiss 1 Set current Project to C \Documents and Settings\Lee Ke Project options have been updated.	Data Sheet Version Info Display Core Footprint

Figure 30

30. Find components fast by typing their name in the "SC Symbols" window.



Figure 31

- 31. The leftmost bit of a bus is the most significant, regardless of whether it is the highest bit or not. Simplify your life by ordering buses consistently.
- 32. Buses are connected to symbol pins in left-to-right order. For example, in Figure 32, INT[15:8] is connected to FF2/D[7:0], whereas INT[7:0] is not connected to anything. What a mess! It's best always to have the same number of bits on both sides.



Figure 32

- 33. Avoid bus names that end with a digit. For example, if you had buses DATA1[10:0] and DATA[10:0], then DATA10 would exist twice.
- 34. Use File->Table Setup to identify the schematic as yours. (We don't care whether you do this or not.)

Stanford University - EE121	Crafed by: Horatio Q. Student
350 Serra Mall	Macro: BUSCON
Stanford, CA 94305	Date: 1/26/84
Date Last Modified: 1/27/02	

Figure 33

- 35. Use the autoroute feature (Edit->Autorouting Table) if you think it's worth it.
- 36. If the simulator tells you that you have a "combinational feedback error," this probably means that a net that is a function of an output of a combinational logic element feeds back into an input of the same element. Look for naming errors. In a few cases, the simulator has generated a combinational feedback error with no apparent reason, and students have solved the problem by replacing their logic with equivalent components.
- 37. Use the Project Libraries Window (**Tools->Project Libraries**) and the Library Manager to manipulate the contents of your libraries. EE121 students have not made much use of this facility.



Figure 34

38. Use the symbol editor to change the symbols corresponding to your macros. Right-click on the component and choose "Symbol Editor." You can do all sorts of things, like move pins around, make bus I/O pins thick , and place dots on active-low pins.

	🚺 Symbol Editor - [LEVEL2 (XFOUND)]							
	🐌 File Edit View Symbol Window Help							
I,		$ \mathbf{A} \models \underline{ \mathbf{A} } + \underline{ \mathbf{A} } + \underline{ \mathbf{A} }$						
	Symbol LEVEL2	Number: Name:						
	Library XFOUND	BUS CLK						
	PCB Footprint	DOT DOT/CLK						
	Ref Prefix H Sections 0							
	Description							
	SPICE Model Info	X F						
	Pins							
	Y IN							
	F OUT							
	1							

Figure 35

- 39. I/O buffers and pads can go inside macros; they don't have to be on the highest-level schematic. (But they should be in Lab 3 because that's the way the skeleton file is.)
- 40. IFDs and OFDs replace IBUFs and OBUFs. You can register your inputs and outputs by replacing OBUFs and IBUFs with IFDs and OFDs.